PERFORMANCE ANALYSIS OF VARIOUS MULTIPLIER USING VHDL

V.P. Krishnammal¹, S. Anbuselvi², and K. Janani²

¹ASST PROF/EIE /ACE, India

²UG STUDENT/ EIE/ACE, India

Copyright © 2017 ISSR Journals. This is an open access article distributed under the *Creative Commons Attribution License*, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

ABSTRACT: In early days of Computers, Multiplication was implemented generally with a sequence of addition, subtraction and shift operations. Multiplier modules are common to many DSP applications. Since multipliers are rather complex circuits and must typically operate at a high system clock rate, reducing the delay of a multiplier is an essential part of satisfying the overall design. The various multiplier used are Array, Wallace and Vedic Multiplier. The Razor flip-flop is a timing fault detection technique that employs double sampling by the main and shadow Flip-Flops. Different types of multiplier are going to implement using XILINX ISE Design Suite 14.5 software and the performance will analysed with ordinary multiplier.

Keywords: Ripple Carry (RCA) Adder, Vedic Multiplier (VM), Urdhava Tiryakbhyam Sutra, Array Multiplication.

1 INTRODUCTION

The vast variety of application areas for multipliers exbits different requirements for Speed, Area, Power consumption and other specifications. Based on these requirements which are imposed from the system that the multiplier will be operating in, different characteristic of the multiplier will be given different priorities.

Multipliers are key components of many high performance systems such as microprocessors, digital signal processors and FIR filter system's performance is generally determined by the performance of the multiplier because the multiplier is generally the slowest element in the system This is even more important for Battery-powered applications where the energy budget is extremely limited. Low-power design has become a new area in VLSI technology and power-aware design is inevitable in the new Electronic Design Automation(EDA) tools.

2 MULTIPLIER

In this paper a simple 8 bit digital multiplier is proposed which is based on Urdhva Tiryakbhyam (Vertically Crosswise) Sutra, of the Vedic Maths. Two binary numbers (8-bit each) are multiplied with this Sutra. The simplest scheme for multiplication, known as shift-and-add scheme, consists of cycles of shifting and adding with hardware or software control loops. Razor relies on a combination of architecture and circuit level techniques for efficient error detection and correction of delay path failures. The main flip-flop and shadow latch will latch the correct data

Array multiplier is taken which is to compare the results with Vedic multipliers. The results are compared in terms of power, delay and area. The timing report of the performed multiplier has been given as an input for the razor flip-flop.

2.1 ARRAY MULTIPLIER

Array multiplier is well known due to its regular structure. Multiplier circuit is based on add and shift algorithm. Each partial product is generated by the multiplication of the multiplicand with one multiplier bit. The partial product are shifted according to their bit orders and then added.

The addition can be performed with normal carry propagate adder. N-1 adders are required where N is the multiplier length.



Fig. 1.

Although the method is simple as it can be seen from this example, the addition is done serially as well as in parallel. To improve on the delay and area the CRAs are replaced with Carry Save Adders, in which every carry and sum signal is passed to the adders of the next stage. Final product is obtained in a final adder by any fast adder (usually carry ripple adder). In array multiplication we need to add, as many partial products as there are multiplier bits.

2.2 WALLACE TREE MULTIPLIER

Several popular and well-known schemes, with the objective of improving the speed of the parallel multiplier, have been developed in past. Wallace introduced a very important iterative realization of parallel multiplier. This advantage becomes more pronounced for multipliers of bigger than 16 bits.



Fig. 2. bit Wallace architecture

2.3 VEDIC MULTIPLIER

Vedic mathematics is also known as "speed mathematics". This type of mathematics is used to reduce the time consumption. The word 'Vedic' is derived from the word 'Veda' which means store-house of all knowledge. Ancient and medieval Indian mathematical works, all composed in Sanskrit, usually consist of a section of Sutras in which a set of rules or problems were stated with great economy in verse in order to aid memorization by a student.

The design starts first with Multiplier design, that is 2x2 bit Multiplier. Here "urdhva Tiryakbhyam Sutra" or "Vertically and crosswise Algorithm" for multiplication has been effectively used to develop digital multiplier architecture. This algorithm is quite different from the traditional method of multiplication, that is to add and shift the partial products. This sutras shows how to handle the multiplication of larger number by breaking into the smaller number of size. The Multiplier has the advantage that as the number of bits increases, gate delay and area increases very slowly as compared to other multipliers. Therefore it is time, space and power efficient. It is demonstrated that this architecture is quite efficient in terms of silicon area/speed.

EXAMPLE FOR URDHVA TIRYAKBHYAM SUTRA



Step 2



Step 3



Step 4



Step 5





Fig. 3. Vedic Multiplier for 8x8 bit Module using carry save adder

3 RAZOR FLIP FLOP



Fig. 4. Diagram for Razor Flip Flop

A combination of circuit and architectural techniques for low cost in-situ error detection and correction of delay failures. At the circuit level, each delay-critical flip-flop is augmented with a so-called shadow latch which is controlled using a delayed clock. The operating voltage is constrained such that the worst-case delay is guaranteed to meet the shadow latch setup time, even though the main flip-flop could fail. The razor technology is a breakthrough work, which largely eliminates the safety margins by achieving variable tolerance through in situ timing error detection and correction ability .This approach is based on a razor flip-flop, which detects and corrects delay errors by double sampling.

4 SIMULATION AND RESULT

4.1 SIMULATION FOR ARRAY MULTIPLIER

The output response of array multiplier is shown in figure 4.1

% al al a > 1 t	8 8 8 8 8 T				
Hernoy					-
Accaratearracia	13 899	03	200	45	
	15	152		65	
	225 0.000	3375	50000	23	
	30001111 300000	63 C	100 000	26921111	
	2000000 20000	*1			
	3100000 30000	X4			
	00000000 000000	11 20 11 12	2 aloc 2008	2000000	
	0000000 000000	10 00 00 00 00 00 00 00 00 00 00 00 00 0	100 300	Leaxex	
	90001111 190000	111661	1000000	20031111	
	90001111 200001	×1		20021111	
	00001111 000011	12 2000000		20001111	
	30080080011113000	2010 - 1010 - 1010 - 1010 - 1010 - 1010 - 1010 - 1010 - 1010 - 1010 - 1010 - 1010 - 1010 - 1010 - 1010 - 1010 -	117 100000	ход цаат на наефор хлод на хховани <mark>скаловалос на с</mark> озфераловаловат нах	
	393.				
	345				
	310				
	54				
	345				
	95				
	914				
	91				
	361				
	10				
	91				
	263				
	993				
	91				
	150				
	200 mg			all as a second s	

Fig. 5. output for 8 bit array multiplier

4.2 SIMULATION FOR VEDIC MULTIPLIER

The output response of vedic multiplier is shown in figure 4.2



Fig. 6. output for 8 bit vedic multiplier

4.3 SIMULATION FOR ARRAY MULTIPLIER WITH RAZOR

The output response of array multiplier with razor is shown in figure 4.3

						19,999,999 ps	
Name	Value	19,999,995 ps	19,999,996 ps	19,999,997 ps	19,999,998 ps	19,999,999 ps	20,000,000 ps
di(15:0)	00000000000		0	00000000011001			
1 reset	1						
1 dock	•						
delayclock	•						
▶ 🎫 q[15:0]	00000000000		0	000000000000101			
1 error	1						
Lie er0	1						
Les ers	•						
Ug er2	1						
Ligg er3	•						
Ug er4	•						
Ug ers	0						
Ligg er6	0						
Ligg er7	0						
Ligg er8	0						
ીહિ લા9	0						

Fig. 7. output for 8 bit array multiplier with razor

4.4 SIMULATION FOR VEDIC MULTIPLIER WITH RAZOR

The output response of Vedic multiplier with razor is shown in figure 4.4



Fig. 8. output for 8 bit vedic multiplier with razor

4.5 RTL DIAGRAM FOR VEDIC MULTIPLIER

The schematic diagram of RTL for Vedic Multiplier is showm in fig4.5



Fig. 9. RTL Diagram for Vedic multiplier

5 RESULT AND DISCUSSION

	Array	Wallace	Vedic
	Multiplier	Multiplier	Multiplier
Memory Usage	236Mb	216Mb	146Mb
Time Delay	21.689ns	20.34ns	16.70ns
Power Report	16.57mw	15.88mw	14.23mw

6 CONCLUSION

This sutra is applicable to all cases of multiplication. The results show that Urdhava Tiryakbhyam sutra used to implement high speed complex multiplier efficiently in digital signal processing algorithms by decreasing propagation delay (ns). The Vedic multiplier is much more efficient than Array multiplier in terms of execution time (speed). An awareness of Vedic mathematics can be effectively increased if it is included in engineering education. In future, all the major universities may setup appropriate research centers to promote research works in Vedic mathematics.

REFERENCES

- [1] Implementation of power efficient vedic multiplier By sreenivas and kayalvizhi at April 2013.
- [2] Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors By Deepak Kurmi, V. B. Baru.
- [3] A Revive on 32×32 Bit Multiprecision Dynamic Voltage Scaling Multiplier with Operands Scheduler By Ms.Shreya A.Mahajan, Mrs.S.N.Rawat.
- [4] Quantifying and Enhancing Power Awareness of VLSI Systems by Manish Bhardwaj, Rex Min, and Anantha P. Chandrakasan.
- [5] Harpreet Singh Dhillon and Abhijit Mitra" a reduced bit Multipliction Algorithm for digital airthmatics "International Journal of Computational and Mathematical Sciences 2.2 @www.was et.orgSpring2008
- [6] Honey Durga Tiwari, Ganzorig Gankhuyag, Chan Mo Kim and Yong Beom Cho "Multiplier design Based on ancient Indian Vedic Mathematician", International SoC Design Conference, pp-6568, 2008
- [7] C.Nagarajan and M.Madheswaran 'Analysis and Implementation of LLC-T Series Parallel Resonant Converter with Fuzzy controller'- International Journal of Engineering Science and Technology (IJEST), Applied Power Electronics and Intelligent Motion Control. Vol.2 (10), pp 35-43, December 2010
- [8] C. Nagarajan and M. Madheswaran 'Performance Analysis of LCL-T Resonant Converter with Fuzzy/PID Using State Space Analysis'- Springer, Electrical Engineering, Vol.93 (3), pp.167-178, September 2011.
- [9] C. Nagarajan and M. Madheswaran 'Experimental Study and steady state stability analysis of CLL-T Series Parallel Resonant Converter with Fuzzy controller using State Space Analysis'- Iranian Journal of Electrical & Electronic Engineering, Vol.8 (3), pp.259-267, September 2012.
- [10] ParthMehta and Dhanashri Gawali, ""Conventional versus Vedic mathematics method for Hardware implementation of a multiplier"International conference on Advances in Computing Control, and Telecommunication Technologies, pp -640-642,2009.
- [11] Ramalatha, M.Dayalan, K D Dharani, P Priya, and S Deoborah, High speed energy efficient alu design Techniques", International Conference on Advances In Computational Tools for Engineering Applications (ACTEA) IEEE pp. 600-603 July 15-17, 2009.