A New Approach For Reducing Ripples In Transformer-less DC DC Converter For High Power Application

S. RAJARETHINAM¹, BHARATH RAJ², R. MANOJ³, and N. JANAKI⁴

¹U.G. Department of EEE, VELS University, Chennai, India

²Department of EEE, VELS University, Chennai, India

³Department of EEE, VELS University, Chennai, India

⁴Assistant Professor Department of EEE, VELS University, Chennai, India

Copyright © 2017 ISSR Journals. This is an open access article distributed under the *Creative Commons Attribution License*, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

ABSTRACT: A new transformer-less Buck–Boost converter with superb output voltage with fault tolerance capability is proposed in this undertaking. Compare with the traditional Buck–boost converter, the proposed buck–boost converter's voltage advantage is squared instances of the former's and its output voltage polarity is wonderful. These benefits enable it to work in a wider variety of nice output. The power switches of the proposed buck–boost converter operate synchronously. In the continuous conduction mode (CCM), two inductors are magnetized and capacitors are discharged during the transferon period, at the same time as two inductors are demagnetized and two capacitors are charged throughout the switch-off duration. The operating concepts, the steady-country analyses, and the small-sign version for the proposed buck–boost converter running in CCM are provided in element. The power electronics simulator (PSIM) and the circuit experiments are supplied to validate the effectiveness of the proposed buck–boost converter. Deriving a family of dual-switch of step-down dc/dc converters with fault-tolerant capability. The constraint sets within the derivation process make certain that minimum extra element is used to attain fault-tolerant operation. The operation of converters derived is flexible. Under regular operating situations, one in all the two switches can function a primary transfer to manipulate the electricity drift and the opposite switch is in stand-by mode. When a fault takes place on the main switch, the others which may be activated to provide an change present day direction to continue converter operation and hold output law. The fault-tolerant converters are derived with the aid of integrating a buck converter with a buck–boost converter.

KEYWORDS: Reducing Ripples, Transformer-less DC DC Converter, High Power Application.

1 INTRODUCTION

Switching-mode power is the core of recent power conversion technology, which is widely used in electric power, communication system, household device, railway, aviation and many other domains. As the basis of switching-mode power supply, converters topologies attract a great deal of attention and many converter topologies have been proposed. Buck and boost converter have simple structure and high efficiency. However, due to the limited voltage gain, their applications are constrained when the reduced or high output voltage are needed. Converters can obtain high voltage gain by employing the voltage lift up technique, but the topological complexity, cost, volume, and losses increase at the same time Interleaved converters can achieve high step-up or step down conversion rate with low-voltage stress, while their operating mode, converters with fewer switches; however, the efficiency of these converters are low. Additionally, some switched networks are added into the basic converters to obtain the high-voltage step-up or step-down gain, at the price of complicating construction and increasing cost. Compared with the above-mentioned converter topologies which can only step-up or step-

down voltage, the voltage bucking/boosting converters, which can regulate output voltage under wider range of input voltage or load variants, are popular with the applications such as compactable electronic devices, car digital or electronic devices, and so etc. The traditional buck-boost converter with simple structure and very effective, as we all known, has the drawbacks such as limited voltage gain, negative output voltage, and floating power switch, at the same time discontinuous input and output currents. The other 3 basic non-isolated converters: 1) Cuk converter; 2) Sepic converter; and 3) Zeta converter, which also have the peculiarity of step-up and step-down voltage, have been provided. Yet the limits of the voltage gain along with other disadvantages in Cuk, Sepic, and Zeta converters are also non-ignorable. The quadratic buckboost converter, proposed by Maksimovic and Cukin, has one common-grounds witch; meanwhile, it can achieve the voltage gain D2/(1-D)2.Due to the diodes D1 and D2 grip the outcome voltage to the input voltage while the duty cycle is bigger than 0. 5, so that this converters can only work in step-down mode. By incorporating KY converter and the traditional synchronously rectified buck converter, Hwu and Peng proposed a new buck-boost converter which can realize the continuous output current, positive output voltage, constant conduction mode (CCM) operation all the time, and no righthalf plane zero. Unfortunately, its voltage gain of two multiplies the duty cycle (2D) is not sufficiently high or low in the situation where the converter needs to operate in a wide range of output voltage. Moreover, based on the Cuk converter, a new buck-boost converter, which containing the low output voltage ripple, minimal radio frequency interference, and one common-ground power-switch. However, as a seventh-order circuit, the converter has complex construction, and both its input terminal and output terminal do not share the same ground. Besides, the voltage gain is still limited. Boost-buck cascade converter, aggregating two separated converters with current source and current sink, is applied for the thermoelectric generator. However, the voltage gain of this cascade converter is also constrained.

Particularly, keeping in mind the end goal to get high-voltage venture up or step down pick up, these converters must work under greatly high or low obligation cycle, and this indicate is too hard acknowledge due to the viable requirements. Henceforth, investigating new topology of buck-boost converter to beat the downsides of the customary ones for fulfilling the undeniably necessities in mechanical applications is critical and important. In this review, by embeddings an extra exchanged system into the conventional buck-boost converter, another transformer-less buck-boost converter is proposed. The primary value of the proposed buck-boost converter is that its voltage pick up is quadratic of the customary buck-boost converter, so it can work in an extensive variety of yield voltage, i.e., the proposed buck- support converter can accomplish high or low voltage pick up without outrageous obligation cycle. In addition, the yield voltage of this new transformer-less buck-boost converter is shared belief with the info voltage, and its extremity is sure.

2 PROPOSED SYSTEM



Fig.1.Circuit diagram of proposed system

Fig. 1 shows the expedition configuration of the dressy transformerless buck-boost converter, which consists of two capacity switches (S1 and S2), two diodes (D1 and D0), two inductors (L1 and L2), two capacitors (C1 and C0), and such resistive jade R. Power switches S1 and S2 are discreet synchronously. According to the situation of the capacity switches and diodes, several typical time-domain waveforms for this polished transformerless buck-boost converter in a job in CCM are noted in Fig. 2, and the convenient operation states for the about to be buck-boost converter are unprotected in Fig. 3. For Fig. 3(a), it denotes that the genius switches S1 and S2 are turned on, whereas the diodes D1 and D0 do not conduct. Consequently, both the inductor L1 and the inductor L2 are magnetized, and both the urge pump capacitor C1 and the product capacitor C0 are discharged.

For Fig. 3(b), it portrays that the power switches S1 and S2 are killed while the diodes D1 and D0 lead for its forward onesided voltage. Henceforth, both the inductor L1 and the inductor L2 are demagnetized, and both the charge pump capacitor C1 and the yield capacitor C0 are charged. Here, so as to streamline the circuit examinations and reasoning, we expected that the converter works in consistent express, all com-ponents are perfect, and all capacitors are sufficiently vast to keep the voltage crosswise over them steady.





Fig.2. Time-domain analysis of proposed buck-boost converter in Continuous conduction mode

4 MODES OF OPERATION

4.1 OPERATING PRINCIPLES

As shown in Fig. 3, there are two states, i.e., nation 1 and state 2, in the new transformerless buck–boost converter while it operates in CCM operation.



Fig.3.Operational diagram of proposed system

State 1(NT < t <(N + D)T): During this time interim, the switches S1 and S2 are turned on, while D1 and D0 are invert onesided. From Fig. 3(a), it is seen that L1 is polarized from the information voltage Vin while L2 is charged from the info voltage Vin and the charge pump capacitor C1. Besides, the yield vitality is provided from the yield capacitor C0. Along these lines, the relating conditions can be set up as

$$V_{L1=V_{IN}}$$
 [1]
 $V_{L2=}V_{IN} + V_{C1}$ [2]

State 2((N + D)T < t < (N + 1)T): During this time interim, the switches S1 and S2 are killed, while D1 and D0 are forward onesided. From Fig. 3(b), it is seen that the vitality put away in the inductor L1 is discharged to the charge pump capacitor C1 by means of the diode D1. In the meantime, the vitality put away in the inductor L2 is discharged to the charge pump capacitor C1, the yield capacitor C0, and the resistive load R through the diodes D0 and D1. The conditions of the state 2 are depicted as takes after:

$$V_{L1} = -V_{C1}$$
 [3]
 $V_{L2} = -(V_{C1} + V_0)$ [4]

In the event that applying the voltage-second adjust rule on the inductor L1, then the voltage over the charge pump capacitor C1 is promptly acquired from (1) and (3) as

$$V_{C1} = \frac{D}{1-D} V_{IN}$$
 [5]

Here, D is the Duty cycle, which speaks to the extent of the power switches turn-on time to the entire exchanging cycle. Essentially, by utilizing the voltage-second adjust guideline on the inductor L2, the voltage pick up of the proposed buck–boost converter can be acquired from (2), (4), and (5) as

$$M = \frac{V_0}{V_{IN}} = \left(\frac{D}{1-D}\right)^2$$
 [6]

From (6), it is clear that the proposed buck–boost converter can venture up the information voltage when the obligation cycle is greater than 0.5, and venture down the information voltage when the obligation cycle is littler than 0.5.

4.2 VOLTAGE STRESS

The voltage over the charge pump capacitor C1 can be communicated as Obviously, VC1 is not as much as the info voltage in venture down mode, and not as much as the yield voltage in venture up mode. Thus, the voltage weight on the charge pump capacitor C1 is little with the goal that we can pick the little measured capacitor which have little parasitic resistor to lessen the power misfortune.

$$V_{C1} = \frac{D}{1-D} V_{IN} = \frac{1-D}{D} V_0$$
 [7]

4.3 VOLTAGE RIPPLES OF CAPACITORS

The swells of the voltage over the capacitors C1 and C0, i.e., Δv C1 and Δv C0 are

$$\Delta i_{L1} = \frac{V_{L1}}{L_1} DT_s = \frac{DV_{in}}{L_1 f_s}$$
[8]
$$\Delta i_{L2} = \frac{V_{L2}}{L2} DT_s = \frac{DV_{in}}{(1-D)L_2 f_s}$$
[9]

4.4 BOUNDARY CONDITION

For a converter working in the limit condition mode (BCM), the current of inductor just decreases to zero toward the finish of every exchanging cycle. Take note of that, here, we accept that the inductor current iL1 is constant and just take the inductor L2 for instance. The dc current of the inductor L2 is

$$\Delta_{\nu c1} = \frac{\Delta Q}{C} = \frac{DV_0}{(1 - D)RC_1 f_s} [10]$$
$$\Delta_{\nu c0} = \frac{\Delta Q}{C} = \left(\frac{DV_0}{RC_0 f_s}\right) [11]$$

Furthermore, defining the standardized inductor time steady on the inductor L2 as

$$I_{L2} = \frac{V_{in} + V_{C1}}{2L_2} DT_s [12]$$
$$T_{L2} = \frac{L_2 f_s}{R} [13]$$
$$T_{L2B} = \frac{(1-D)^2}{2D} [14]$$

It is clear from (28) and (29) that when τ L2 > τ L2B, the proposed buck–boost converter works in CCM. Else, it works in DCM.

4.5 EFFICIENCY ANALYSIS

To streamline computing, the voltage and current swells over the inductors and the capacitors are disregarded. rDS1 and rDS2 are the MOSFET's (S1 and S2) ON-resistances. VF1 and VF0 are the diodes' (D1 and D0) edge voltage. rL1,rL2,rC1, and rC0 are the comparable arrangement resistances of the inductors (L1 and L2) and the capacitors (C1 and C0), individually. The switches conduction misfortunes can be figured as takes after:

$$P_{sw}(cond) = I_{s1(rms)}^{2} r_{DS1} + I_{s2(rms)}^{2} r_{DS2}$$
[15]
$$= \frac{D^{3} P_{0} r_{DS1}}{(1-D)^{4} R} + \frac{D P_{0} r_{DS2}}{(1-D)^{2} R}$$
[16]

5 SIMULINK SIMULATION

In light of the MATLAB programming and Fig. 1, the recreation circuit of the new transformerless buck-boost converter can be built for the MATLAB reenactments to confirm the up to said investigations in Section III preparatory. Take note of that circuit parameters here are picked as: Vin = 18V, fs = 20kHz, D= 0.4-0.6, L1=1mH, L2 =3mH, C1 = 10μ F, C0 = 20μ F, R = $30-150 \Omega$. Fig. 5 demonstrates the time-space waveforms of the yield voltage v0, the charge pump capacitor voltage vC1, the streams of the two inductors L1 and L2, and the driving sign vg for the new transformerless buck-boost converter working in venture up mode when the obligation cycle is 0.6. Since the two power switches lead synchronously, just a single driving sign vg is picked. From Fig. 5, one can get that the charge pump capacitor voltage vC1 is inside (25.8 V, 27.8 V), the yield voltage v0 is inside (40.2 V, 40.6 V), the inductor current iL1 is inside (0.07 A, 0.61 An), and the inductor current iL2 is inside (0.45 A, 0.90 A). In addition, the swells of the inductor current Δ iL1 and the inductor current Δ iL2 are 0.54 and 0.45 A, separately. Moreover, the swells of the two capacitors Δ vC1 and Δ vC0 are 2 and 0.4 V, individually.

From (5), (6), (17), (18), and (23)–(26), the hypothetical outcomes are VC1 = 27 V,V0 = 40 .5 V,IL1 = 0 .34 A,IL2 = 0 .68 A, Δ iL1 = 0 .54 A, Δ iL2 = 0 .45 A, Δ vC1 = 2V, Δ vC0 = 0 .4 V, separately. For the proposed buck–boost converter working in venture down mode when the obligation cycle is picking as 0.4, Fig. 6 shows the time-area waveforms of the yield voltage v0, the charge pump capacitor voltage vC1, the streams of the two inductors L1 and L2, and the driving sign vg.

It is plainly observed that the charge pump capacitor voltage vC1, the yield voltage v0, the inductor current iL1, and the inductor current iL2 are inside (11.44 V, 12.32 V), (7.77 V, 8.04 V), (-0.33 A, 0.03 An) and (0.34 A, 0.54 An), individually. Also, the swells of the inductor current Δ iL1 and the inductor current Δ iL2 are 0.36 and 0.2 An, individually. The swells of the two capacitors Δ vC1 and Δ vC0 are 0.88 and 0.27 V, separately.



Fig.4. Circuit diagram of Simulink Simulation



Fig.5. Simulink Simulation input and output waveforms comparisons

6 CIRCUIT EXPERIMENTS

With a specific end goal to approve the viability of the new transformerless buck–boost converter, we develop the model circuit as appeared in Fig. 1. In the examinations, the power switches S1 and S2 are acknowledged by the HEXFET control MOS-FET IRFP264, the diodes D1 and D0 by the switch mode rectifier MUR810, the other circuit parameters are picked as the same with the MATLAB reenactments in Section V. In addi-tion, the photocoupler TLP250 is utilized to create the segregated driving sign for the two floating power switches S1 and S2. In this driving circuit, VD = 15V,Cn1 = 0.1 μ F, Cn2 = 0.1 μ F, R1 = 1.5 k Ω ,R2 = 1.5 k Ω ,R3 = 20 Ω ,R4 = 20 Ω . Here, one ought to give careful consideration that there exist three diverse ground motions in the circuit, i.e., N, M, and P. N speaks to the ground of the power stage, and M and P remain for the ground of the two dc control supplies for the two TLP250, separately. The high-voltage differential test P5200A is utilized to recognize the yield voltage v0.

7 CONCLUSION

This paper has proposed another transformerless buck–boost converter as a fourth-arrange circuit, which understands the advancement between the topology development and the voltage pick up to 600V as output conquer the downsides of the customary buck–boost converter. The working standards, unfaltering state examinations, little flag displaying, and correlations with different converters are introduced. From the hypothetical examinations, the MATLAB reproductions, and the circuit tests, it is demonstrated that the new transformerless buck–boost converter has the benefits, for example, high stride up/venture down voltage increase, positive yield volt-age, basic development, and basic control procedure. Consequently, the proposed buck–boost converter is appropriate for the mechanical applications requiring high stride up or venture down voltage pick up.

REFERENCES

- [1] W. H. Li and X. N. He, "Review of non-isolated high step-up DC/DC converters in photovoltaic grid-connected applications," IEEE Trans. Ind. Electron., vol. 58, no. 4, pp. 1239–1250, Apr. 2011.
- [2] C. T. Pan and C. M. Lai, "A high-efficiency high step-up converter with low switch voltage stress for fuel-cell system applications," IEEE Trans. Ind. Electron., vol. 57, no. 6, pp. 1998–2006, Jun. 2010.
- [3] T. F. Wu and Y. K. Chen, "Modeling PWM DC–DC converters out of basic converter units," IEEE Trans. Power Electron., vol. 13, no. 5, pp. 870–881, Sep. 1998.
- [4] F. L. Luo, "Six self-lift DC–DC converters, voltage lift technique," IEEE Trans. Ind. Electron., vol. 48, no. 6, pp. 1268–1272, Dec. 2001.
- [5] F. L. Luo and H. Ye, "Positive output cascade boost converters," Proc. Inst. Elect. Eng. Elect. Power Appl., vol. 151, no. 5, pp. 590–606, Sep. 2004.
- [6] Y. He and F. L. Luo, "Analysis of Luo converters with voltage-lift circuit," Proc. Inst. Elect. Eng. Elect. Power Appl., vol. 152, no. 5, pp. 1239–1252, Sep. 2005.
- [7] Y. T. Chen, W. C. Lin, and R. H. Liang, "An interleaved high step-up DC– DC converter with double boost paths," Int. J. Circ. Theor. Appl., vol. 43, no. 8, pp. 967–983, Aug. 2015.
- [8] L. W. Zhou, B. X. Zhu, Q. M. Luo, and S. Chen, "Interleaved non-isolated high step-up DC/DC converter based on the diode–capacitor multiplier," IET Power Electron., vol. 7, no. 2, pp. 390–397, Feb. 2014.
- [9] C. T. Pan, C. F. Chuang, and C. C. Chu, "A novel transformerless interleaved high step-down conversion ratio DC–DC converter with low switch voltage stress," IEEE Trans. Ind. Electron., vol. 61, no. 10, pp. 5290–5299, Oct. 2014.
- [10] C. T. Pan, C. F. Chuang, and C. C. Chu, "A novel transformerless adaptable voltage quadrupler DC converter with low switch voltage stress," IEEE Trans. Power Electron., vol. 29, no. 9, pp. 4787–4796, Sep. 2014.
- [11] C.Nagarajan and M.Madheswaran 'Analysis and Implementation of LLC-T Series Parallel Resonant Converter with Fuzzy controller'- International Journal of Engineering Science and Technology (IJEST), Applied Power Electronics and Intelligent Motion Control. Vol.2 (10), pp 35-43, December 2010
- [12] C.Nagarajan and M.Madheswaran 'Performance Analysis of LCL-T Resonant Converter with Fuzzy/PID Using State Space Analysis'- Springer, Electrical Engineering, Vol.93 (3), pp.167-178, September 2011.
- [13] C.Nagarajan and M.Madheswaran 'Experimental Study and steady state stability analysis of CLL-T Series Parallel Resonant Converter with Fuzzy controller using State Space Analysis'- Iranian Journal of Electrical & Electronic Engineering, Vol.8 (3), pp.259-267, September 2012.
- [14] J. A. Morales-Saldaña, R. Loera-Palomo, E. Palacios-Hernández, and J. L. González-Martínez, "Modelling and control of a DC–DC quadratic boost converter with R2P2," IET Power Electron., vol. 7, no. 1, pp. 11– 22, Jan. 2014.
- [15] Y. M. Ye and K. W. E. Cheng, "Quadratic boost converter with low buffer capacitor stress," IET Power Electron., vol. 7, no. 5, pp. 1162–1170, May 2014.